

1: INSULATING SUBSTRATE 2: SHIFT REGISTER

6 : DISPLAY REGION 7 : PIXEL TFT

8: PIXEL

SW: SWITCH CIRCUIT

^{3 :} DECODER 4 : DA CONVERTER 5 : SCANNING CIRCUIT

FIG.2




FIG.3




FIG.4





FIG.5



in	out - 1	out - 2	out - 3	out - 4	out - 5	••••	out - n
1	1	0	0	0	0	••••	0
2	0	1	0	0	0	••••	0
3	0	0	1	0	0	••••	0
4	0	0	0	1	0	•••••	0
5	0	0	0	0	1	•••••	0
	••••	:	••••	••••	••••	٠.	:
n	0	0	0	0	0	•••••	1

FIG.7




FIG.8




FIG.9A

INVERTER

$$A \longrightarrow Y = A \longrightarrow Y$$

FIG.9B


CLOCKED INVERTER

$$A \longrightarrow Y = A \longrightarrow Y$$

$$n \longrightarrow M$$

FIG.9C

AND GATE



Time




FIG.12




FIG.13




FIG.14




FIG.15




FIG.16

	in	out - 1	out - 2	out - 3	••••	out - n	out - (n/2+1)	••••	out - (n-2)	out - (n-1)	ont - n		
	1	1	0	0	••••	0							
	2	0	1	0	••••	0							
ppo	3	0	0	1	•••••	0	All 0						
	•	i	::	::	٠.	i							
	n/2	0 0 0 1											
П	1						0	••••	0	0	1		
	2				0 0				1	0			
Even	3			All	٥		0	•••••	1	0	0		
<u> </u>	:			ΛII	U		•••						
	n/2	1 0 0						0	0				

FIG.17






FIG.18



	in	out-1	out-2	out-3	out-4	out-5	ont-6	out-7	out-8	ont-9	ont-10	out-11	out-12
H	1	1	0	0	0	0	0	0	0	0	0	0	0
	2	0	0	0	0	1	0	0	0	0	0	0	0
	3	0	0	0	0	0	0	1	0	0	0	0	0
g	4	0	0	0	0	0	0	0	1	0	0	0	0
ppo	5	0	0	0	0	0	0	0	0	1	0	0	0
	6	0	0	0	0	0	0	0	0	0	1	0	0
	7	0	0	0	0	0	0	0	0	0	0	1	0
1	8	0	0	0	0	0	0	0	0	0	0	0	1
	1	0	0	0	0	0	0	0	0	0	0	0	1
	2	0	0	0	0	0	0	0	1	0	0	0	0
	3	0	0	0	0	0	1	0	0	0	0	0	0
5	4	0	0	0	0	1	0	0	0	0	0	0	0
Even	5	0	0	0	1	0	0	0	0	0	0	0	0
	6	0	0	1	0	0	0	0	0	0	0	0	0
	7	0	1	0	0	0	0	0	0	0	0	0	0
	8	1	0	0	0	0	0	0	0	0	0	0	0



FILM AND METAL WIRING LINE

FIG.21




FIG.22




FIG.23





FIG.24






FIG.26





FIG.27



•